FPGA可编程逻辑器件芯片XCVU095-2FFVB2104E中文规格书
摘要:DesigningwithFRACXODesigningwithFRACXOPhysicalInterfaceTable1throughTable3showtheportdefinitions.Table1:Clocks,Reset,andInterfacetotheTransceiverPortsSignalNameDirectionDescriptionRESET_IInputSynchronousreset.Active-High.Needseightclockcyclestoresetcorrectly.REF_CLK_IInputReferenceclock.Canbeanyclock(local,BUFG,pulse,etc.).TXOUTCLK_IInputConnectstoTXOUTCLKoftheserialtransceiverviaaBUFG_GT.SDM_DATA_O[24:0]OutputConnectstoSDM0/1DATAonthetransceiver.SDM_TOGGLE_OOutputConnectstoSDM0/1TOGGLEonthetransceiver.GTH,GTM,andGTYtransceiversinUltraScale+devicesonlyTable2:DebugPortsSignalNameDirectionDescriptionERROR_O[20:0]OutputOutputofphasedetector.Signednumber.VOLT_O[21:0]OutputOutputoflow
温馨提示:当前文档最多只能预览
5 页,若文档总页数超出了
5 页,请下载原文档以浏览全部内容。
本文档由 匿名用户 于 2020-09-21 04:11:29上传分享