pdf文档 FPGA可编程逻辑器件芯片EP1SGX40DF1020中文规格书

专业资料 > IT&计算机 > 互联网 > 文档预览
5 页 772 浏览 0 收藏 5.0分

摘要:However,thereisadditionalresistancepresentbetweenthedeviceballandtheinputofthereceiverbuffer,asshowninFigure1.Thisresistanceisbecauseofpackagetraceresistance(whichcanbecalculatedastheresistancefromthepackageballtothepad)andtheparasiticlayoutmetalroutingresistance(whichisshownbetweenthepadandtheintersectionoftheon-chipterminationandinputbuffer).Figure115.DifferentialResistanceofLVDSDifferentialPinPair(RD)PadPackageBall0.3Ω9.3Ω0.3Ω9.3ΩLVDSInputBufferRDPackageBallDifferentialOn-ChipTerminationResistorPadTable52definesthespecificationforinternalterminationresistanceforcommercialdevices.Table52.DifferentialOn-ChipTerminationResistanceSymbolRD(2)DescriptionInternaldifferentialterminati

温馨提示:当前文档最多只能预览 5 页,若文档总页数超出了 5 页,请下载原文档以浏览全部内容。
本文档由 匿名用户2021-02-26 11:55:21上传分享
你可能在找
本站APP下载(扫一扫)
活动:每周日APP免费下载全站文档
本站APP下载
热门文档