FPGA可编程逻辑器件芯片XC6SLX9-2FT
摘要:DieLevelBankNumberingandClockPinsOverviewFigure1-1throughFigure1-11visuallydescribeadieviewoftheFPGAbanknumbering.Table1-7showstheI/Obanknamesandlocations.Notallbanksarebondedoutineverypart/packagecombination.Table1-7:Virtex-6FPGABankNumberingBankNameLocationDescriptionIOCLI/Ocenter,leftbankcolumnAvailableineverydevice.IOCRI/Ocenter,rightbankcolumnAvailableineverydevice.IOOLI/Oouter,leftbankcolumnOnlyavailableinallLX,LXT,andSXTdevices.IOORI/Oouter,rightbankcolumnDevicedependent,forLX,LXT,andSXTdevicesonly.Bank0•ThecentercolumncontainsBank0.•Bank0containsdedicatedconfigurationpins.•Bank0isfilledwithCLB_LLsonthetopandbottom.•TheCMT(MMCM)columnisadjacenttotheright.HorizontalClockRow
温馨提示:当前文档最多只能预览
5 页,若文档总页数超出了
5 页,请下载原文档以浏览全部内容。
本文档由 匿名用户 于 2021-06-11 02:29:12上传分享